https://s6.picofile.com/file/8383700942/RTL_Modeling_with_SystemVerilog_for_Simulation_and_Synthesis_using_SystemVerilog_for_ASIC_and_FPGA_design_Sutherland_HDL_Inc_2017_.rar.html