Embedded Systems
14.3K subscribers
1.09K photos
236 videos
1 file
749 links
News, articles, guides, analytics, projects and startups from the embedded industry.

Topics of the channel:
◽️ machine learning
◽️ internet of things
◽️ embedded software
◽️ advanced electronics
◽️ new engineering ideas

⤵️ Share and subscribe!
Download Telegram
📃 What are system integration issues with FPGAs?

The complexity of FPGAs is both a strength and a weakness. It’s a strength because of the many system performance benefits and capabilities they bring for designers to leverage. It’s a weakness because of the complexities of successfully integrating high pin-count FPGAs into high-speed systems.

As a result of FPGAs’ complex and extensive functional capabilities, debugging a new design can encompass 50% or more of the overall design time.

There are many challenges to deal with when integrating FPGAs into systems – including pin assignments that don’t work in the board layout, signal integrity problems on the board, power and grounding issues, parasitic package inductances, and more.

#articles #fpga
👍5
🎬 Creating a GPU With C++ and an FPGA

A quick tutorial from the senior software engineer about the development of a simple application with C++ and FPGA. In less than 100 lines of C++ he will demonstrate how to synthesize C++ into Verilog using Xilinx tools and create a VGA based GPU capable of drawing textures and triangles.

https://youtu.be/P7sNVvwhMJA

#video #programming #fpga
👍8👎1
This media is not supported in your browser
VIEW IN TELEGRAM
📟 Ztachip open-source RISC-V AI accelerator performs up to 50 times faster

Ztachip is an open-source RISC-V accelerator for vision and AI edge applications running on low-end FPGA devices or custom ASIC that is said to perform 20 to 50 times faster than on non-accelerated RISC-V implementations, and is also better than RISC-V cores with vector extensions (no numbers were provided here).

Ztachip, pronounced zeta-chip, is not tied to a particular architecture, but the example code features a RISC-V core based on the VexRiscv implementation and can accelerate common computer vision tasks such as edge detection, optical flow, motion detection, color conversion, as well as TensorFlow AI models without retraining.

The open-source AI accelerator has been tested on Digilent ArtyA7-100T FPGA board in combination with a PMOD VGA module to connect to a display and an OV7670 VGA camera module. The instructions needed could be found on Github.

More information...

#projects #fpga
👍6
🎬 Learning About FPGAs

Field programmable gate arrays are integrated circuits that provide the foundation to implement custom digital circuits. These highly customizable ICs make it possible to design complex circuits for applications such as digital signal processing, machine learning, and cryptocurrency mining. The flexibility of FPGAs makes it possible to implement entire processors.

In the first installment of this two-part YouTube video, Shawn Hymel discusses the basics and advantages of field programmable gate arrays (FPGAs).

In the second part of this tutorial, Shawn Hymel discusses how to use FGPA toolsets to start a project.

More information:
Part 1: What is an FPGA?
Part 2: Getting Started with Yosys, IceStorm, and Apio

#video #fpga
👍12👌3
📟 Want to play with FPGAs? Use your Raspberry Pico!

Ever want to play with an FPGA, but don’t have the hardware? Now, if you have one of those ever-abundant Pi Picos, you can start playing with Verilog without getting an FPGA board.

The FakePGA project, based on the Verilator toolkit, provides you with a way to compile Verilog into C++ for the RP2040. FakePGA even integrates RP2040 GPIOs so that they work as digital pins for the simulated GPIOs, making it a significant step up from computer-aided FPGA code simulation.

Author provides instructions for setting this up with Linux – Windows, though untested, could theoretically run this through WSL. Maximum clock speed is 5KHz – not much, but way better than not having any hardware to test with. Everything you’d want is in the GitHub repo – setup instructions, Verilog code requirements, and a few configuration caveats to keep in mind.

More information...

#programming #fpga
👍9👌2👎1
🎛 $25 Sipeed Tang Nano 20K FPGA board can simulate a RISC-V core, run Linux, retro games

The Sipeed Tang Nano 20K is a low-cost FPGA development board based on Gowin GW2AR-18 FPGA with 20,736 logic cells and 64Mbit RAM, which coupled with 64MBit QSPI flash provides enough resources to simulate a 32-bit RISC-V core booting Linux or playing retro games in an emulator.

The FPGA board comes with a USB-C port for power and to load the FPGA bitstream through a BL616 microcontroller that also acts as a USB to serial chip, an HDMI port and an RGB LCD interface for video output, two user buttons, and two rows GPIOs to connect peripherals such as gamepads (through adapters).

More information...

#boards #fpga
👍9
🎹 Signaloid's Tiny Open-Source FPGA Development Board

The Signaloid C0-microSD is an innovative FPGA development board, fitting within a standard microSD card socket for easy programming. It leverages a unique interface and supports cloud and edge-based computing applications.

Features of the board:
➡️Contains Lattice iCE40UP5K FPGA and 128 Mbit flash memory.
➡️11 I/O signals, including LEDs for visual feedback.
➡️Special microSD interface for programming and data transfer.
➡️Supports open-source toolchain (Icestorm, Yosys, NextPnR, Icestudio).
➡️Includes pre-built Signaloid C0 RISC-V processor core for uncertainty analysis.

This board is ideal for developers seeking a compact, versatile platform for FPGA prototyping. Its microSD form factor and onboard processing capabilities make it suitable for both hobbyists and professionals looking to enhance single-board computers or microcontrollers with advanced computing features.

More information:
🔗 The main article
😹 The GitHub repository

#boards #fpga
Please open Telegram to view this post
VIEW IN TELEGRAM
Please open Telegram to view this post
VIEW IN TELEGRAM
👍15👌2
🎙 AERIS-10: Open-Source Phased Array Radar

Traditional phased array radar systems cost hundreds of thousands of dollars, placing them out of reach for most researchers, drone developers, and hobbyists. AERIS-10 solves this by providing a fully open-source, modular 10.5 GHz radar for under a fraction of that cost, making advanced beamforming and pulse compression experimentation accessible.

Features of the project:
➡️Full electronic beam steering (±45°)
➡️360° mechanical rotation
➡️Two versions: 3km range or 20km
➡️On-board FPGA for signal processing
➡️GPS/IMU integration
➡️Python GUI with maps

This hackable platform removes cost barriers to radar experimentation. It will interest university researchers, drone startups, and serious SDR enthusiasts who have PCB assembly and FPGA experience.

⛓ More information...

#projects #radar #fpga #drones
Please open Telegram to view this post
VIEW IN TELEGRAM
👍9👌1